

LVDS Crystal Oscillator (XO)


Features

- Low Jitter Crystal Oscillator (XO)
- Less than 1 ps Typical RMS Phase Jitter
- LVDS Output
- Output Frequency from 50 MHz to 690 MHz
- Factory Configured or Field Programmable
- Integrated Phase-Locked Loop (PLL)
- Output Enable or Power Down Function
- Supply Voltage: 3.3V or 2.5V
- Pb-free Package: 5.0 x 3.2 mm LCC
- Commercial and Industrial Temperature Ranges

Functional Description

The CY2X013 is a high performance and high frequency Crystal Oscillator (XO). The device uses a Cypress proprietary low noise PLL to synthesize the frequency from an integrated crystal.

The CY2X013 is available as a factory configured device or as a field programmable device.



Pinout

Figure 1. Pin Diagram - 6-Pin Ceramic LCC




Table 1. Pin Definitions - 6-Pin Ceramic LCC

Pin	Name	I/O Type	Description
1	OE/PD#		Output Enable Pin: Active HIGH. If OE = 1, CLK is enabled. Power Down Pin: Active LOW. If PD# = 0, the device is powered down and the clock is disabled. The functionality of this pin is programmable
4, 5	CLK, CLK#	LVDS Output	Differential Output Clock
2	DNU	_	Do Not Use: DNU pins are electrically connected, but perform no function
6	VDD	Power	Supply Voltage: 2.5V or 3.3V
3	VSS	Power	Ground

Cypress Semiconductor Corporation
Document Number: 001-10261 Rev. *B

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised June 15, 2009



Programming Description

The CY2X013 is a programmable device. Before being used in an application, it must be programmed with the output frequencies and other variables described in a later section. Two different device types are available, each with its own programming flow. They are described in the following sections.

Field Programmable CY2X013F

Field programmable devices are shipped unprogrammed and must be programmed before being installed on a printed circuit board (PCB). Customers use CyberClocks™ Online Software to specify the device configuration and generate a JEDEC (extension .jed) programming file. Programming of samples and prototype quantities is available using a Cypress programmer. Third party vendors manufacture programmers for small to large volume applications. Cypress's value added distribution partners also provide programming services. Field programmable devices are designated with an "F" in the part number. They are intended for quick prototyping and inventory reduction.

The software is located at www.cyberclocksonline.com.

Factory Configured CY2X013

For ready-to-use devices, the CY2X013 is available with no field programming required. All requests are submitted to the local Cypress Field Application Engineer (FAE) or sales representative. After the request is processed, the user receives a new part number, samples, and data sheet with the programmed values. This part number is used for additional sample requests and production orders. The CY2X013 is one time programmable (OTP).

Programming Variables

Output Frequency

The CY2X013 can synthesize a frequency to a resolution of one part per million (ppm), but the actual accuracy of the output frequency is limited by the accuracy of the integrated reference crystal.

The CY2X013 has an output frequency range of 50 MHz to 690 MHz, but the range is not continuous. The CY2X013 cannot generate frequencies in the ranges of 521 MHz to 529 MHz and 596 MHz to 617 MHz.

Pin 1: Output Enable or Power Down (OE/PD#)

Pin 1 is programmed as either Output Enable (OE) or Power Down (PD#). The OE function is used to enable or disable the CLK output quickly, but it does not reduce core power consumption. The PD# function puts the device into a low power state, but the wake up takes longer because the PLL must reacquire lock.

Industrial versus Commercial Device Performance

Industrial and Commercial devices have different internal crystals. They have a potentially significant impact on performance levels for applications requiring the lowest possible phase noise. CyberClocks Online Software displays expected performance for both options.

Phase Noise versus Jitter Performance

In most cases, the device configuration for optimal phase noise performance is different from the device configuration for optimal cycle to cycle or period jitter. CyberClocks Online Software includes algorithms to optimize performance for either parameter.

Table 2. Device Programming Variables

Variable	
Output Frequency	
Pin 1 Function (OE or PD#)	
Optimization (Phase Noise or Jitter)	
Temperature Range (Commercial or Industrial)	



Absolute Maximum Conditions

Parameter	Description	Condition	Min	Max	Unit
V_{DD}	Supply Voltage		-0.5	4.4	V
V _{IN} [1]	Input Voltage, DC	Relative to V _{SS}	-0.5	V _{DD} +0.5	V
T _S	Temperature, Storage	Non operating	- 55	135	°C
T _J	Temperature, Junction		-40	135	°C
ESD _{HBM}	ESD Protection (Human Body Model)	JEDEC STD 22-A114-B	2000		V
$\Theta_{JA}^{[2]}$	Thermal Resistance, Junction to Ambient	0 m/s airflow		64	°C/W

Operating Conditions

Parameter	Description	Min	Тур	Max	Unit
V_{DD}	3.3V Supply Voltage Range	3.0	3.3	3.6	V
	2.5V Supply Voltage Range	2.375	2.5	2.625	V
	Power Up Time for $V_{\mbox{\scriptsize DD}}$ to Reach Minimum Specified Voltage (Power Ramp is Monotonic)	0.05	-	500	ms
T _A	Ambient Temperature (Commercial)	0	_	70	°C
	Ambient Temperature (Industrial)	-40	_	85	°C

DC Electrical Characteristics

Parameter	Description	Condition	Min	Тур	Max	Unit
I _{DD} [3]	Operating Supply Current	V _{DD} = 3.6V, OE/PD# = V _{DD} , output terminated	-	_	125	mA
		V_{DD} = 2.625V, OE/PD# = V_{DD} , output terminated	_	-	120	mA
I _{SB}	Standby Supply Current	PD# = V _{SS}	_	_	250	μΑ
V _{OD}	LVDS Differential Output Voltage	V_{DD} = 3.3V or 2.5V, R_{TERM} = 100 Ω between CLK and CLK#	250	-	450	mV
ΔV_{OD}	Change in V _{OD} between complementary output states	V_{DD} = 3.3V or 2.5V, R_{TERM} = 100 Ω between CLK and CLK#	_	-	50	mV
V _{OS}	LVDS Offset Output Voltage	V_{DD} = 3.3V or 2.5V, R_{TERM} = 100 Ω between CLK and CLK#	1.125	-	1.375	V
ΔV _{OS}	Change in V _{OS} between complementary output states	V_{DD} = 3.3V or 2.5V, R_{TERM} = 100 Ω between CLK and CLK#	_	-	50	mV
I _{OZ}	LVDS Output Leakage Current	OE/PD# = V _{SS}	-35	_	35	μΑ
V _{IH}	Input High Voltage		0.7*V _{DD}	_	_	V
V_{IL}	Input Low Voltage		_	_	0.3*V _{DD}	V
I _{IH}	Input High Current	Input = V _{DD}	_	_	115	μΑ
I _{IL}	Input Low Current	Input = V _{SS}	_	_	50	μΑ
C _{IN} ^[4]	Input Capacitance, OE/PD# pin		_	15	_	pF

- The voltage on any input or I/O pin cannot exceed the power pin during power up.
 Simulated. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.
 I_{DD} includes ~4 mA of current that is dissipated externally in the output termination resistors.

Document Number: 001-10261 Rev. *B Page 3 of 7



AC Electrical Characteristics[4]

Parameter	Description	Condition	Min	Тур	Max	Unit
F _{OUT}	Output Frequency ^[6]		50	_	690	MHz
FSC	Frequency Stability, Commercial Devices ^[5]	V_{DD} = min to max, T_A = 0°C to 70°C	-	_	±35	ppm
FSI	Frequency Stability, Industrial Devices ^[5]	V_{DD} = min to max, T_A = -40° to 85°C	_	_	±55	ppm
AG	Aging, 10 Years		_	-	±15	ppm
T _{DC}	Output Duty Cycle	F <= 450 MHz, measured at zero crossing	45	50	55	%
		F > 450 MHz, measured at zero crossing	40	50	60	%
T _R , T _F	Output Rise and Fall Time	20% and 80% of full output swing	_	350	-	ps
T _{OHZ}	Output Disable Time	Time from falling edge on OE to stopped outputs (Asynchronous)	-	_	100	ns
T _{OE}	Output Enable Time	Time from rising edge on OE to outputs at a valid frequency (Asynchronous)	-	_	100	ns
T _{LOCK}	Startup Time	Time for CLK to reach valid frequency measured from the time $V_{DD} = V_{DD}(min)$ or from PD# rising edge	-	_	10	ms
T _{Jitter(\phi)}	RMS Phase Jitter (Random)	F _{OUT} = 106.25 MHz (12 kHz to 20 MHz)	_	1	_	ps

Switching Waveforms

Figure 2. Output Voltage Swing




Figure 3. Output Offset Voltage




Figure 4. Duty Cycle Timing

CLK#
$$T_{DC} = \frac{T_{PW}}{T_{PERIOD}}$$

Notes

- 4. Not 100% tested, guaranteed by design and characterization.
- 5. Frequency stability is the maximum variation in frequency from F₀. It includes initial accuracy, and variation from temperature and supply voltage.

 6. This parameter is specified in CyberClocks Online software.



Figure 5. Output Rise and Fall Time






Figure 6. Output Enable and Disable Timing



Termination Circuits

Figure 7. LVDS Termination







Ordering Information


Part Number ^[7]	Configuration	Package Description	Product Flow
Pb-Free			
CY2X013FLXCT	Field Programmable	6-Pin Ceramic LCC SMD - Tape and Reel	Commercial, 0° to 70°C
CY2X013FLXIT	Field Programmable	6-Pin Ceramic LCC SMD - Tape and Reel	Industrial, -40° to 85°C
CY2X013LXCxxxT	Factory Configured	6-Pin Ceramic LCC SMD - Tape and Reel	Commercial, 0° to 70°C
CY2X013LXIxxxT	Factory Configured	6-Pin Ceramic LCC SMD - Tape and Reel	Industrial, -40° to 85°C

Package Diagram

Figure 8. 6-Pin 5.0 x 3.2 mm Ceramic LCC







Dimensions in mm General Tolerance: $\pm\,0.15MM$ Kyocera dwg ref KD-VA6432-A Package Weight $\sim 0.12~grams$

001-10044-**

Note
7. "xxx" is a factory assigned code that identifies the programming option.



Document History Page

	Document Title: CY2X013 LVDS Crystal Oscillator (XO) Document Number: 001-10261						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	504518	RGL	See ECN	New data sheet			
*A	2705638	KVM/AESA	05/13/2009	Removed pull up resistor on pin 1 Pin 2 changed from NC to DNU Added description of frequency range gaps Removed frequency stability as a programming option; added phase noise / jitter optimization Max storage temperature changed from 150 to 135°C Max junction temperature changed from 125 to 135°C Removed flammability and moisture sensitivity specs Added thermal resistance data IDD increased (100mA to 120 mA), conditions changed, and separate spec added for 2.5V supply Changed IDD values and conditions Standby current changed from 1mA to 250µA Changes to IIL and IIH Added CIN spec Changed frequency stability and aging specs Relaxed duty cycle spec added for >450 MHz Removed period jitter spec Revised switching waveform figures			
*B	2718898	WWZ	06/15/09	Minor ECN to post data sheet to external web			

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2007-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-10261 Rev. *B Revised June 15, 2009 Page 7 of 7

CyberClocks is a trademark of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders